The authors investigate the effect of the thermal boundary resistance between the GaN layer and the substrate on the current-voltage characteristics of GaN MESFETs. Using material specific models for carrier drift-diffusion and thermal conductivity the authors determine the dependence of the breakdown voltage on thermal boundary resistance. The mechanism of the thermal breakdown in GaN transistors is also discussed. Obtained results can be used for structure optimisation of GaN-based transistors.
Introduction: GaN-based transistors attract significant attention from the device community due to their promise for microwave, high power, and other applications [1] [2] [3] . Heat removal is a major issue for all envisioned applications of GaN field-effect transistors. Despite the importance of thermal management for GaN technology, only limited experimental [4] [5] and modelling work has been done [6] . In the continuous search for suitable substrates for GaN growth and recent experimental reports of unusually high thermal boundary resistance (TBR) between GaN and sapphire [7] , an important question emerges: what is the effect of TBR between different layers of the GaN FET structure on the device current-voltage (I-V) characteristics. In this Letter we report results of our theoretical investigation that shed light on this issue. Modelling approach: To investigate the effect of TBR on I-V characteristics of GaN transistors, we consider a typical n-type MESFET shown in the inset of Fig. 1 . We choose the following parameters: the doping concentration in the active layer is 3 Â 10 17 cm À3 ; thickness of the active layer is 200 nm; source-drain separation L SD ¼ 5 mm; gate length 1.6 mm. The active layer is on top of a 3 mm thick semi-insulating (SI) GaN buffer layer. Material and model parameters for GaN used in our simulation are summarised in Table 1 . Twodimensional simulations on the basis of the drift-diffusion model and thermal conduction equation have been performed using ISE TCAD DESSIS software with models and parameters specific for GaN. The MESFET structure can be modelled with the effective TBR lumped between the GaN epitaxial buffer layer and the substrate. The thermal conductivity of the GaN layer is known to depend strongly on the material quality, e.g. dislocation line density, impurity concentration [8] . The room temperature thermal conductivity K th was assumed to be 1.55 W=cm K, which corresponds to crystalline GaN of typical quality. The T À1=2 temperature dependence characteristic for GaN [8] has been taken into account. We used the standard model for the band gap energy temperature dependence
The ionisation coefficients were calculated using Van Overstraeten-de Man model
Here E is the electric field intensity, ho is the optical phonon energy, k is the Boltzmann constant, and T 0 ¼ 300 K is the ambient temperature. For the mobility dependence on doping the m low model of [9] has been used under the assumption that the low field mobility in the undoped semiconductor is m max ¼ 1000 cm 2 =Vs. The high-field mobility has been calculated using the Canali model
Here v sat is the saturation velocity. The dependence of the saturation velocity on temperature, v sat ¼ A-B(T=T 0 ), was obtained by fitting to the Monte Carlo simulation data [10] . We investigated I-V characteristics of GaN MESFET for a set of different TBR values. The choice of the TBR range is not straightforward. Experimental data for TBR at GaN=SiC and GaN=sapphire interfaces are scarce [6] [7] , and calculations can only be performed using acoustic-mismatch theory and the diffuse mismatch model (DMM). According to DMM calculations in [6] , the TBR for GaN interface with relevant materials is about 10 À5 W=cm K at room temperature. A recent experimental study [7] reported a TBR value of R th ¼ 1.05 K cm 2 =W at 4.2 K, which, using the interpolation curve of [6] can be translated to approximately R th $ 1 Â 10 À3 -5 Â 10 À3 K cm 2 =W at room temperature. Thus, to elucidate the effect of TBR at the GaN layer-substrate interface, we examined the range of values from zero to 0.01 K cm 2 
=W.
Simulation results: Fig. 1 shows a set of I-V curves for the gate biases V g from 0 to À4 V in 2 V steps for two cases: R th ¼ 0.001 K cm 2 =W and R th ¼ 0.005 K cm 2 =W. There is a pronounced negative slope region in the saturation current for zero gate biases in both cases. Its magnitude increases with increasing thermal boundary resistance. The latter is due to degradation of the carrier mobility as the temperature rises in the active layer. For example, at the onset of saturation region in the I-V curves shown in Fig. 1 , the temperature is about T ¼ 400 K for R th ¼ 0.001 K cm 2 =W while it is about 500 K for R th ¼ 0.005 K cm 2 =W (V g ¼ 0 V for both cases). One can also see in this Figure the degradation of the breakdown voltage V B when TBR increases by a factor of five. To elucidate the breakdown mechanism in GaN-based transistors, we present in Fig. 2 the distributions of the electric field and hole concentration. The distributions are shown for bias conditions just before breakdown
The temperature of the hot spot under the drain is about 1000 C. One can clearly see two high field regions. The first is under the gate, from the drain side, and the second is under the drain. The maximum fields under the gate and drain are 5.1 Â 10 6 V=cm, and 1.9 Â 10 6 V=cm, respectively. This suggests that the thermal breakdown in GaN MESFETs is caused not only by the gate breakdown but also by the avalanche breakdown under the drain. Fig. 2b shows the beginning of the avalanche injection of holes into the SI GaN buffer. The negative differential resistance in the breakdown region of I-V curves is another indication of the avalanche injection-type breakdown of the drain. This breakdown mechanism is similar to the one observed in GaAs MESFETs [11] . 
Fig . 3 presents the breakdown voltage dependence on TBR (V g ¼ 0 V). Note that for a device of given geometry and doping density in the ideal case of R th ¼ 0, the simulated breakdown voltage is as high as 470 V. The data on the V B degradation for different gate bias values are summarised in 
